
MK2069-01
VCXO-BASED LINE CARD CLOCK SYNCHRONIZER
VCXO AND SYNTHESIZER
IDT VCXO-BASED LINE CARD CLOCK SYNCHRONIZER
18
MK2069-01
REV K 051310
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3V ±5%, Ambient Temperature -40 to +85
° C
Parameter
Symbol
Conditions
Min.
Typ.
Max. Units
VCXO Crystal Frequency Range
(Note 1)
fXTAL
Using recommended
crystal
13.5
27
MHz
VCXO Crystal Pull Range
fXP
Using recommended
crystal
±115
±150
ppm
VCXO Crystal Free-Run
Frequency (Note 2)
fXF
Input reference = 0 Hz
-300
-150
ppm
Input Clock Frequency (Note 2)
fI
0.001
170
MHz
Input Clock Pulse Width
tID
Positive or Negative
Pulse
10
nsec
VCXO PLL Phase Detector
Frequency (Note 3)
fPD
0.001
27
MHz
VCXO PLL Phase Detector Jitter
Tolerance
tJT
1 UI = phase detector
period
0.4
UI
Translator PLL VCO Frequency
fV
40
320
MHz
Timing Jitter, Filtered
500Hz-1.3MHz (OC-3)
tOJf
Derived from phase
noise characteristics,
peak-to-peak 6 sigma
95
ps
Timing Jitter, Filtered
65kHz-5MHz (OC-3)
tOJf
Derived from phase
noise characteristics,
peak-to-peak 6 sigma
85
ps
Timing Jitter, Filtered
1kHz-5MHz (OC-12)
tOJf
Derived from phase
noise characteristics,
peak-to-peak 6 sigma
105
ps
Timing Jitter, Filtered
250kHz-5MHz (OC-12)
tOJf
Derived from phase
noise characteristics,
peak-to-peak 6 sigma
80
ps
Output Duty Cycle (% high time),
VCLK when SV Divider = 1
tOD
Measured at VDD/2,
CL=15pF
40
50
60
%
Output Duty Cycle (% high time),
VCLK when SV Divider > 1,
TCLK
tOD
Measured at VDD/2,
CL=15pF
44
50
65
%
Output High Time, RCLK
(Note 4)
tOH
Measured at VDD/2,
CL=15pF
0.5
VCLK
Period
Output Rise Time, VCLK and
RCLK
tOR
0.8 to 2.0V, CL=15pF
1.5
2
ns
Output Fall Time, VCLK and
RCLK
tOF
2.0 to 0.8V, CL=15pF
1.5
2
ns